CSE 305: Computer Architecture

Tanvir Ahmed Khan takhandipu@gmail.com

Department of Computer Science and Engineering Bangladesh University of Engineering and Technology.

September 7, 2015



< □ > < @ > < \ > < \ > < \ > < \ > < \ > < \ > < \ > < \ > < 2/16

CPU Clock Cycles

- computers are constructed using a clock that determines when events take place
- these discrete time intervals are called clock cycles, or clock cycle time
- clock period, the time for a complete clock cycle

$$clock rate = \frac{1}{clock period}$$

- $\frac{\text{CPU execution time}}{\text{for a program}} = \frac{\text{CPU clock cycles}}{\text{for a program}} \times \text{Clock cycle time}$
- $\frac{\mathsf{CPU} \text{ execution time}}{\mathsf{for a program}} = \frac{\mathsf{CPU} \text{ clock cycles for a program}}{\mathsf{Clock rate}}$

Instruction Performance

- execution time for a program depends on number of instructions in a program
- average number of clock cycles per instruction is abbreviated as CPI
- number of clock cycles required for a program can be written as,

CPU clock cycles = Instructions for a program \times Average clock cycles per instruction


The Classic CPU Performance Equation


$$\begin{array}{l} \mathsf{CPU} \mbox{ time} = \mbox{Instruction count} \times \mathsf{CPI} \times \mathsf{Clock cycle time} \\ \\ \mathsf{CPU} \mbox{ time} = \frac{\mbox{Instruction count} \times \mathsf{CPI}}{\mbox{Clock rate}} \\ \\ \mathsf{Time} = \frac{\mbox{Seconds}}{\mbox{Program}} = \frac{\mbox{Instructions}}{\mbox{Program}} \times \frac{\mbox{Clock cycles}}{\mbox{Instruction}} \times \frac{\mbox{Seconds}}{\mbox{Clock cycle}} \end{array}$$

Today's Topic Outline

- The power wall
- The switch from uniprocessors to multiprocessors

- Benchmarking the intel core i7
- Fallacies and Pitfalls





Power and clock rate are correlated.

Correlation Between Power & Clock Rate

 \blacktriangleright dynamic energy equation of pulse during the CMOS logic transition of 0 \rightarrow 1 \rightarrow 0,

 $\mathsf{Energy} \propto \mathsf{Capacitive} \ \mathsf{load} \times \mathsf{Voltage}^2$

<□ > < @ > < E > < E > E のQ 8/16

Correlation Between Power & Clock Rate

 \blacktriangleright dynamic energy equation of pulse during the CMOS logic transition of 0 \rightarrow 1 \rightarrow 0,

 ${\sf Energy} \propto {\sf Capacitive \ load} \times {\sf Voltage}^2$

The energy of a single transition is then,

 $\mathsf{Energy} \propto \tfrac{1}{2} \times \mathsf{Capacitive} \; \mathsf{load} \times \mathsf{Voltage}^2$

<□ > < @ > < E > < E > E のQ 8/16

Correlation Between Power & Clock Rate

 \blacktriangleright dynamic energy equation of pulse during the CMOS logic transition of 0 \rightarrow 1 \rightarrow 0,

 ${\sf Energy} \propto {\sf Capacitive \ load} \times {\sf Voltage}^2$

The energy of a single transition is then,

Energy $\propto \frac{1}{2} \times \mathsf{Capacitive} \; \mathsf{load} \times \mathsf{Voltage}^2$

The power required per transistor is just the product of energy of a transition and the frequency of transitions:

Energy $\propto \frac{1}{2} \times {\sf Capacitive \ load} \times {\sf Voltage}^2 \times {\sf Frequency \ switched}$

The Power Wall Example


Suppose we developed a new, simpler processor that has 85% of the capacitive load of the more complex older processor. Further, assume that it has adjustable voltage so that it can reduce voltage 15% compared to processor B, which results in a 15% shrink in frequency. What is the impact on dynamic power?

The Power Wall Example

Suppose we developed a new, simpler processor that has 85% of the capacitive load of the more complex older processor. Further, assume that it has adjustable voltage so that it can reduce voltage 15% compared to processor B, which results in a 15% shrink in frequency. What is the impact on dynamic power?

Energy $\propto \frac{1}{2} \times {\sf Capacitive \ load} \times {\sf Voltage}^2 \times {\sf Frequency \ switched}$

The Switch from Uniprocessors to Multiprocessors



Benchmarking The Intel Core i7

Description	Name	Instruction Count x 10 ⁹	СРІ	Clock cycle time (seconds x 10 ⁻⁹)	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	-		-		- :	-	25.7

Amdahl's Law

Suppose a program runs in 100 seconds on a computer, with multiply operations responsible for 80 seconds of this time. How much do I have to improve the speed of multiplication if I want my program to run five times faster?

Amdahl's Law

Suppose a program runs in 100 seconds on a computer, with multiply operations responsible for 80 seconds of this time. How much do I have to improve the speed of multiplication if I want my program to run five times faster?

 $\label{eq:Execution time affect improvement} \begin{array}{l} {\sf Execution time affected by improvement} \\ {\sf Amount of improvement} \end{array} + {\sf Execution time unaffectted} \end{array}$

<□ ▶ < □ ▶ < ■ ▶ < ■ ▶ < ■ ▶ ■ 9 Q @ 12/16

Fallacies

- Computers at low utilization use little power.
- Designing for performance and designing for energy efficiency are unrelated goals.

Fallacies and Pitfalls Pitfall

- Using a subset of the performance equation as a performance metric.
- MIPS, (million instructions per second),

 $\mathsf{MIPS} = \tfrac{\mathsf{Instruction \ count}}{\mathsf{Execution \ time \times 10^6}}$

Fallacies and Pitfalls Pitfall

- Using a subset of the performance equation as a performance metric.
- MIPS, (million instructions per second),

 $\mathsf{MIPS} = \frac{\mathsf{Instruction \ count}}{\mathsf{Execution \ time \times 10^6}}$

 $\mathsf{MIPS} = \frac{\mathsf{Clock rate}}{\mathsf{CPI} \times 10^6}$

Example

Consider the following performance measurements for a program:

< □ ▶ < @ ▶ < ≧ ▶ < ≧ ▶ E の Q (~ 15/16

Measurement	Computer A	Computer B	
Instruction count	10 billion	8 billion	
Clock rate	4 GHz	4 GHz	
CPI	1.0	1.1	

- a. Which computer has the higher MIPS rating?
- b. Which computer is faster?

Reference

 Computer Organization and Design: The Hardware/Software Interface, *Chapter 1, 1.7-1.10*

- David A. Patterson
- John L. Hennessy